Loading... Please wait...
)
Product Description
| General information | |||||||||
| Type | CPU / Microprocessor | ||||||||
| Market segment | Mobile | ||||||||
| Family | Intel Core 2 Duo Mobile | ||||||||
| Model number | T9550 | ||||||||
| CPU part number |
|
||||||||
| Frequency | 2667 MHz | ||||||||
| Bus speed |
1066 MHz | ||||||||
| Clock multiplier |
10 | ||||||||
| Package | 478-pin micro-FCPGA 1.38" x 1.38" (3.5 cm x 3.5 cm) |
||||||||
| Socket | Socket P | ||||||||
| Introduction date | Dec 28, 2008 | ||||||||
| End-of-Life date | Last order date is April 29, 2011 Last shipment date for OEM processors is October 14, 2011 |
||||||||
| Price at introduction | $316 | ||||||||
| S-spec numbers | |||||||||
|
|||||||||
| Architecture / Microarchitecture | |||||||||
| Microarchitecture | Core | ||||||||
| Platform | Montevina MontevinaPlus |
||||||||
| Processor core |
Penryn | ||||||||
| Core stepping | E0 (SLGE4) | ||||||||
| CPUID | 1067A (SLGE4) | ||||||||
| Manufacturing process | 0.045 micron | ||||||||
| Data width | 64 bit | ||||||||
| The number of CPU cores | 2 | ||||||||
| The number of threads | 2 | ||||||||
| Floating Point Unit | Integrated | ||||||||
| Level 1 cache size |
2 x 32 KB 8-way set associative instruction caches 2 x 32 KB 8-way set associative write-back data caches |
||||||||
| Level 2 cache size ? | Shared 6 MB 24-way set associative cache | ||||||||
